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ABSTRACT: We report on individual-InAs nanowire opto-
electronic devices which can be tailored to exhibit either
negative or positive photoconductivity (NPC or PPC). The
NPC photoresponse time and magnitude is found to be highly
tunable by varying the nanowire diameter under controlled
growth conditions. Using hysteresis characterization, we
decouple the observed photoexcitation-induced hot electron
trapping from conventional electric ﬁeld-induced trapping to
gain a fundamental insight into the interface trap states
responsible for NPC. Furthermore, we demonstrate surface
passivation without chemical etching which both enhances the
ﬁeld-eﬀect mobility of the nanowires by approximately an order of magnitude and eﬀectively eliminates the hot carrier trapping
found to be responsible for NPC, thus restoring an “intrinsic” positive photoresponse. This opens pathways toward engineering
semiconductor nanowires for novel optical-memory and photodetector applications.
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■ INTRODUCTION
InAs nanowires have great potential in electronics1 and
optoelectronics2−4 due to their exceptionally high room
temperature mobility,5 narrow band gap6,7 (ranging from 0.35
eV in bulk InAs to 0.477 eV in wurtzite nanowires8), and ability
to host exotic quasiparticle excitations.9 As the dimensionality
of InAs is reduced, the role of surface states in determining the
(opto)electronic properties becomes increasingly more im-
portant.10−13 This is due to a combination of strong charge
accumulation at the surface of InAs,10 which enables
comparatively easy Ohmic contact formation,14 and the
presence of electron trapping sites which lie in the native
oxide, i.e., in very close proximity to the active channel.
In most semiconductors, photoexcitation promotes an
increase in the density of mobile charge carriers, leading to
an increase in conductivity, i.e., a positive photoconductivity
(PPC). However, surface eﬀects in InAs nanowires have been
shown to cause an unconventional negative photoconductivity
(NPC), i.e., a drop in conductivity under visible light
irradiation.15−20 After photoexcitation with a photon energy
signiﬁcantly above the band gap (≥1 eV),17 free carriers in the
nanowire can be promoted into above-gap charge trapping sites
which lie in the native surface oxide. This trapping of
photoexcited (hot) carriers can occur on the time scales of
ms or less, leading to the development of fast photo-
detectors.15,17 Conversely, due to a thermally activated
relaxation process, NPC can be remarkably long-lived, over
tens of seconds at room temperature and orders of magnitude
longer at 77 K,17−19 which may be applicable to novel
nonvolatile optical-memory devices.21 Recently, it was shown
that NPC, following visible light excitation, can be used to
improve greatly the sensitivity of InAs nanowire devices to
infrared light.19 The tuning of these surface states is vital in
controlling the (opto)electronic performance of InAs nanowire
devices. Some eﬀorts have been made to treat the surface of
InAs nanowires to either enhance or investigate the
mechanisms of NPC. This has included the growth of a highly
defective “photogating” shell to induce a greater trap density,15
embedding in polymer to determine atmospheric eﬀects,18 and
passivating the native oxide through wet chemical processing,
followed by atomic layer deposition (ALD).20
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It is clear therefore that an improved understanding of the
material dependent properties of NPC in InAs nanowires is
crucial for a range of potential applications. Signatures of NPC
have been observed previously in InAs nanowires with a range
of diameters16,18 from 20 nm up to 475 nm, and we present
here the ﬁrst systematic study of the diameter dependence of
NPC. By linking the observed photoresponse to electrical
measurements of the photoinduced charge trap density, we gain
insights vital for rational materials design toward novel
photodetector and optical-memory devices. Furthermore, we
have used ALD of Al2O3 to achieve eﬀective surface passivation,
without chemical etching, in individual-InAs nanowire devices.
We have found that this results in devices with negligible gate
hysteresis, due to a signiﬁcant decrease in interfacial charge trap
density; a greatly increased carrier mobility, due to decreased
scattering; and a complete reversal in behavior from NPC to
PPC under visible light illumination.
■ RESULTS AND DISCUSSION
Figure 1a shows the schematic and scanning electron
microscopy (SEM) of a fabricated phototransistor. All the
devices studied show n-type conduction where a positive gate
voltage bias is required to “turn on” the conduction,13 and were
measured at room temperature under ambient conditions
unless otherwise speciﬁed. A typical transfer curve (see the
Supporting Information, Figure S1) shows large hysteresis
between the forward and backward gate voltage sweeps,
indicating a large number of trap states. To demonstrate the
transient response of the nanowire to illumination, Figure 1b
shows the variation of current at an applied back gate voltage of
VG = 30 V, and a source-drain bias VDS = 10 mV. For an
individual nanowire of d = 40 nm, a dark on-state current of
Idark = 2 μA is observed. An initial decrease in current indicates
the population of interface trap states11 reducing conductivity,
even in dark conditions (as mentioned above). Under
photoexcitation, a reduction in conductivity of almost 3 orders
of magnitude is seen and the current reaches a minimum value
of Iph = 4 nA after 30 s. Previous studies
17,20 have reported that,
as the intensity of illumination increases beyond 100 mW cm−2,
the gate voltage dependent NPC saturates and ultimately the
photoresponse returns to conventional PPC, due to a ﬁnite
density of charge traps. In our study, the illumination power
density was limited to 30 mW cm−2. The decrease in
conductivity can be assigned to hot carrier trapping into
above-gap states excited by the halogen lamp source which has
a peak intensity at a wavelength of 906 nm (1.37 eV). Once the
illumination is switched oﬀ, the current begins to steadily
increase, as highlighted by the inset of Figure 1b. We note that,
even after a further 75 s in dark conditions, the current still
remains less than 5% of the original current. This indicates the
long lifetime of charge carriers in the hot electron trap states,
analogous to an optical-memory state. A proposed mecha-
nism17,20 for NPC is shown schematically in Figure 1c. (I) In
dark conditions, highly mobile electrons, predominantly
associated with the surface accumulation layer,10 contribute to
conduction along the channel. (II) Following photoexcitation,
an electron hole pair is created. (III) If the photoexcited hot
electron reaches the surface trap sites before thermalization
occurs, it is trapped. The trapped electron will not contribute to
conduction until thermal activation allows it to be released back
into the conduction band. The trapped electrons electrostati-
cally reduce the electron density in the channel, thereby
contributing to NPC and shifting the threshold voltage as
described below. The photoexcited holes recombine with
equilibrium electrons, further depleting free electrons in the
channel and giving rise to NPC.
Figure 1. (a) A false color SEM image of a typical InAs nanowire (blue) device on Si/SiO2 (gray), where the native oxide (red) is removed under the
Ni electrodes (yellow). (b) Time dependent NPC observed during photoexcitation (white) in a 40 nm diameter InAs nanowire device plotting the
drain current ID on a linear or log scale (inset). (c) Proposed mechanism for NPC as described in the main text. Output characteristics under dark
(d) and photoexcited (e) conditions for a series of gate voltages from −30 to 30 V in 5 V steps measured on the same nanowire device shown in (b).
The solid arrow represents the voltage sweep direction. The time between setting VG and starting to sweep VDS was set at 50 ms, and dVDS/dt = 0.1
V s−1. The inset of (e) shows the total change in current after illumination, extracted from the diﬀerence between (d) and (e) (ΔID = Iph − Idark) at
VDS = 100 mV.
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Figure 1d,e shows output characteristics to highlight the
eﬀect of gate voltage on NPC. In dark conditions for VG > 0 V,
a large on-state current is observed which varies linearly with
VDS, indicating good Ohmic contacts. After illumination, NPC
causes a strong nonlinearity in the output characteristics.
Despite the hot electron trapping, it is interesting to see that a
good current modulation with VG still remains. The gate
dependent negative photocurrent ΔID = Iph − Idark is also found
to increase in magnitude up to ΔID = −17.2 μA at VDS = 100
mV and VG = 30 V (Figure 1e, inset). Due to the time
constants of NPC, the output characteristics are shown to be
strongly dependent on timing conditions, as shown in Figure
S2.
At ﬁrst glance, the slow recovery observed in Figure 1b
appears to hinder any possibility of using the nanowires as a
photodetector with repeatable operation. By applying a short
gate pulse (∼50 ms), we are able to electrostatically return the
trapped charges into the nanowire to restore current ﬂow.17,19
Figure 2a shows the transient response of a nanowire device (d
= 30 nm) where the gate voltage is kept at a constant value
from VG = 10 to 40 V, except where the gate is pulsed to VG = 0
V to free trapped electrons. At VG = 10 V, upon 15 s of
illumination, the current drops to Iph ∼ 100 pA and shows no
signiﬁcant recovery within the noise level of the measurement
after a further 15 s in the dark. Once the 0 V gate pulse is
applied, the current increases but to only ∼15% of the initial
dark current. This may indicate that a change of −10 V for the
gate voltage pulse is insuﬃcient to completely release the
trapped charges. As VG is increased, the initial dark current
increases in line with n-type ﬁeld-eﬀect behavior. All measure-
ments at higher gate voltages also exhibit NPC. However, as VG
is increased, Iph gradually increases, indicating that mobile
carriers are still present in the nanowire after illumination. NPC
can be overcome using high gate voltages due to the ﬁnite
density of trap sites available at the nanowire surface which
causes the NPC eﬀect to saturate as the traps are completely
ﬁlled, discussed in detail below. A similar trend is observed in
the current recovered in the dark, Irec. The proportion of
current recovered after the 0 V gate pulse, i.e., over successive
measurement cycles, also increases as VG increases, suggesting
that a change of −40 V for the gate voltage pulse is suitable for
freeing the majority of trapped charges.
The proposed surface dominated NPC mechanism can be
studied through a systematic study of nanowire diameter
dependent characteristics. Several nanowire devices were
fabricated for each diameter, all showed NPC, and typical
devices were selected for further study. Figure 2b shows
repeated dark − light − dark − reset measurement cycles at VG
= 30 V, as described above, for selected nanowire devices with
diameters of 30, 40, 65, and 110 nm, respectively (see the
Materials and Methods section and Figure S3 for more details).
The 30 and 40 nm diameter nanowires show very similar NPC
behavior with a low Iph < 1 nA after 15 s of illumination (Figure
2c), each resulting in an “on−oﬀ” ratio of Idark/Iph ∼ 300.
Comparable values for Irec are also observed for these two
diameters and both exhibit very long recovery time constants,
many times greater than the measurement time. When the
nanowire diameter is increased to 65 nm, photoexcitation using
the same power density can no longer completely turn oﬀ the
current in the device, where an average Iph = 7 nA (Idark/Iph ∼
36) is measured. An even greater diﬀerence in behavior is seen
with the 110 nm diameter nanowire, where Iph > 100 nA, and
an average Idark/Iph ∼ 2.6. This strongly indicates the role of the
nanowire diameter in tuning the NPC switching ratio by 2
orders of magnitude. It is found that, as the diameter is
increased, the recovery of current after photoexcitation
becomes more eﬃcient.
To investigate the diameter dependence of the characteristic
time constant of the photoresponse τph, we ﬁtted the data with
a time dependent current decay during photoexcitation using
I(t − t0) = Iph(1 + A exp(−t/τph)), where A > 0. The results are
summarized in Figure 2c. Narrow diameter nanowires with
large values of Idark/Iph show relatively fast decay times of τph ∼
3 s for 30 and 40 nm diameter devices. Wider diameter
nanowires show a slower response to photoexcitation where τph
= 5 and 14 s for 65 and 110 nm diameter devices, respectively.
In high mobility nanowires, the rate of trapping at the surface is
known to be inversely proportional to the nanowire
Figure 2. (a) Transient photoresponse during repeated cycling of a
nanowire (d = 30 nm) following a dark − light − dark − reset test at
VDS = 10 mV for VG = 10 V (dark orange), 20 V (yellow), 30 V (light
green), and 40 V (dark green). The photoexcitation and gate voltage
pulse sequence are also shown (top). (b) The same test performed for
a series of devices with d = 30, 40, 65, and 110 nm at VG = 30 V. (c)
Extracted current values (bottom) and photoresponse time τph (top)
as a function of nanowire diameter for VG = 30 V. The average value of
5 measurements is shown with minimum and maximum represented
by the error bars. The dashed line represents a linear dependence of
τph on d.
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diameter.22,23 Therefore, we expect 1/τph ∝ 1/d if the negative
photoresponse arises from traps at the surface. Indeed, we
observe a similar dependency in our study. We can conclude
that the magnitude of NPC is larger for narrower diameter
nanowires (d ≤ 40 nm) which also exhibit a faster NPC
response with a larger on−oﬀ ratio and hence represent a better
choice for optical-memory devices operating at room temper-
ature.
Field-eﬀect devices using low dimensional materials can
suﬀer from substantial gate hysteresis, instability, reduced
mobility, and degradation over time in the presence of charge
trap states at the dielectric−semiconductor interface.24−26 As
we have shown, the eﬀects of charge traps are not limited to
electronic characteristics but, in particular for InAs nanowire
devices, extend to optoelectronics. A greater understanding of
the interplay between gate hysteresis and NPC could oﬀer
many new insights. Gate hysteresis is characterized by a change
in transfer characteristics depending on the gate voltage sweep
direction. Gate hysteresis is sensitive to the region of the
nanowire in the vicinity of the dielectric interface, so hysteresis
characterization is a useful tool to reveal the properties of
electronic interface states. The magnitude of hysteresis (ΔVHyst)
is highly dependent on the magnitude or range of the voltage
sweep, between the maximum and minimum values (VG
Max −
VG
Min), as well as the sweep rate dVG/dt.
Figure 3a shows the transfer characteristics for a 65 nm
diameter InAs nanowire device, both in the dark and
illuminated for VG
Max = −VGMin = 40 V, and VDS = 10 mV.
The gate voltage is swept from negative to positive values (up
sweep) and back again (down sweep), at a constant sweep rate
of 40 V s−1. We observe n-type behavior and a substantial
hysteresis between up and down sweeps. To deﬁne the
hysteresis, we measure the width of the hysteresis loop between
the up sweep and the down sweep, intersecting the point of the
up sweep at which the device shows peak ﬁeld-eﬀect mobility.
We deﬁne hysteresis as positive if the transfer curve shifts to
more positive VG on the down sweep, and negative if the
transfer curve shifts to a more negative VG on the down sweep.
There are two clearly discernible contributions to the gate
hysteresis, namely, trapping in the vicinity of the SiO2 dielectric
interface, and hot electron trapping that occurs under
photoexcitation within the native oxide on the InAs NW
surface. We observe a positive ΔVHyst, which indicates the
predominantly electron-trapping nature of each type of
interface trap site.27 An intuitive explanation of this positive
hysteresis is that traps charge upon the up sweep, and that once
the traps are occupied by negatively charged electrons, a more
positive VG is required to achieve a given current ID. Without
photoexcitation, charge trapping can be attributed largely to the
charging and discharging of silanol, SiOH, groups present in the
SiO2 dielectric.
26,28 It is worth noting that, by changing the
dielectric material to one with donor-type charge traps,11 a
“negative” ΔVHyst has also been observed in InAs nanowire
ﬁeld-eﬀect devices. We observe a number of noticeable changes
between the dark and illuminated transfer characteristics. In
line with the previous measurements, the maximum current is
reduced under photoexcitation. The ﬁeld-eﬀect mobility, given
by29 (dID/dVG)L
2/CoxVDS, where L = 1 μm is the channel
length and Cox is the back-gate capacitance,
30 is decreased from
μdark = 230 cm
2 V−1 s−1 to μph = 140 cm
2 V−1 s−1 due to charge
scattering by an increased number of trapped charges. The
threshold voltage on the up sweep shifts toward less negative
values, indicating a decrease in the mobile carrier density under
illumination. We also observe an increase in the hysteresis
Figure 3. Correlated electronic and photoresponse properties of the same 65 nm diameter InAs nanowire device. (a) Transfer characteristics under
dark and illuminated conditions at a constant sweep rate of 40 V s−1. Arrows represent the gate voltage sweep direction. (b) Sweep rate dependence
of hysteresis under dark and illuminated conditions where VG was swept from VG
Min to VG
Max and back again (VG
Max = −VGMin = 40 V). The
diﬀerence represents the contribution of hot electron trapping. Dashed lines represent ﬁts to monoexponential decays. (c) Sweep magnitude
dependence of hysteresis where VG was swept at a constant rate of 2 V s
−1. Dashed lines are guides to the eye. (d) Transient photoresponse from the
same device at diﬀerent gate voltages showing a saturation in NPC (inset) in line with the saturation of hot electron trapping shown in (c).
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which indicates that a greater number of charge traps are
populated and is consistent with the hot electron trapping
mechanism described above. The density of trapped hot
electrons can be estimated using CoxΔVHyst/eA, where e is the
electronic charge and A is the surface area of the nanowire,
assuming a uniform distribution of charge traps around the
surface. We obtain a value of 1 × 1012 cm−2 at high sweep rates,
rising to 3 × 1012 cm−2 at low sweep rates, which is comparable
to previous estimates.17 Similar behavior was observed for all
nanowire diameters as shown in the Figure S4.
Figure 3b shows the gate voltage sweep rate dependence of
the hysteresis for the same 65 nm diameter nanowire device for
VG
Max = −VGMin = 40 V. At very high sweep rates, between 20
and 210 V s−1, the level of hysteresis is very weakly rate
dependent under both dark and illuminated conditions. As the
rate is decreased toward 1 V s−1 and the measurement time
approaches the characteristic charging/discharging time con-
stants of the interface states, ΔVHyst increases as an increasing
proportion of the traps are ﬁlled. By taking the diﬀerence
between the dark and illuminated measurements, we can obtain
the contribution to ΔVHyst due to hot electron trapping. Hot
electron trapping consistently raises ΔVHyst and becomes
steadily more important as the sweep rate is reduced. Using a
relatively low sweep rate of 2 V s−1, where a signiﬁcant
contribution of hot electron trapping is expected, we study the
VG dependence of ΔVHyst as we increase VGMax from 10 to 100
V. Figure 3c shows that the total hysteresis increases
quadratically under dark conditions. As higher gate voltages
are applied, more trap sites within the SiO2 are charged. A very
diﬀerent behavior is observed for the hot electron traps which,
after rapidly increasing at lower gate voltages, then plateaus for
VG ≥ 40 V. The photoresponse of the same nanowire is
measured at constant VG, in the same range as VG
Max for the
hysteresis measurements, as shown in Figure 3d. At low VG, the
current is almost completely switched oﬀ under illumination,
and as VG increases, Iph also increases and ΔID plateaus. At the
same time, the optical-memory eﬀect decreases as a larger
current is recovered after the dark conditions are returned.
These results are consistent with the complete ﬁlling of hot
electron traps at high VG. This in turn results in a plateau of
both the NPC and optical-memory eﬀects for VG ≥ 40 V, thus
providing a useful guide for the operating point of NPC based
photodetectors and optical-memory devices.
While this is of great interest for the development of novel
negative-photoconductivity based photodetectors, for many
other electronic and optoelectronic devices, where the high
mobility and conductivity of InAs are exploited, this photo-
sensitivity to visible light would constitute a major barrier in the
route toward these applications. As this eﬀect is mediated by
surface states, we explore surface passivation to mitigate this
eﬀect. One approach to nanowire surface passivation is to
overcoat with a larger band gap shell to obtain “core−shell”
structures, although strain due to lattice mismatch must be
taken into careful consideration.31−34 Alternatively, etching the
native oxide from an InAs nanowire, followed by ALD of HfO2,
can recover positive photoconductivity.20 Indeed, our measure-
ments demonstrated that NPC and hot carrier trapping are
eliminated by the removal of the native oxide by wet chemical
etching (Figure S5). However, we found that wet etching was
detrimental to the ultimate device performance, consistent with
previous reports.35 Our improved approach avoids strain eﬀects
and etching damage, and instead exploits the reactivity of III−V
oxides to metalorganic precursors. In particular, during the
deposition of Al2O3 by ALD, trimethylaluminum (TMA)
precursors can drive chemical (redox) reduction of the native
oxide at III−V surfaces.36−44 Due to the industrial importance
Figure 4. (a) Transfer characteristics of a 40 nm diameter InAs nanowire device before and after passivation with 90 nm of ALD Al2O3. The inset
shows the schematic cross section where dashed lines represent possible pinhole defects within the amorphous Al2O3 layer. (b) Gate voltage sweep
rate dependent hysteresis characterization for a device after ALD passivation. (c) Output characteristics of an ALD passivated 40 nm diameter InAs
nanowire device as a function of VG, with 20 V steps. (d) Positive photocurrent ΔID = IDlight − IDdark, extracted from the output characteristics (c) as a
function of VG for VDS = −1 V to 1 V, with 250 mV steps.
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of ALD growth of Al2O3, the reaction pathways of TMA with a
variety of materials have been extensively studied both
theoretically42,45 and experimentally. The reaction of TMA
with the native oxide of InAs is a complex process due to the
presence of As-, In-, and mixed-oxides, each present in diﬀerent
oxidation states. For InAs, the deposition of just 2 nm of Al2O3
using TMA and H2O has been shown, using X-ray photo-
electron spectroscopy (XPS), to reduce over 90% of the native
As-oxides, and up to 90% of the native In-oxides.39 The speciﬁc
reactions are numerous,42 but generally within the ﬁrst few
ALD cycles, the native oxide acts as an additional source of
oxygen to react with the TMA. For speciﬁc reaction pathways,
As−O and In−O can be replaced with Al−O bonds and result
in volatile As- and In-containing species which are removed
during purging between pulses. Furthermore, there are
additional defect states such as As−As dimers present at the
interface, and known to create above gap states in InAs,46 which
are passivated by the TMA reaction.47 We ﬁnd here that ALD
of Al2O3, without an additional etching process, is suﬃcient to
remove NPC eﬀects in InAs nanowires and return devices to an
“intrinsic” positive photoconductivity.
Despite the previous observation that even a single pulse of
TMA is suitable to reduce the native oxide,38 we apply a thicker
(90 nm) layer which has the added beneﬁt of acting as a gas
diﬀusion barrier to prevent reoxidation and other unwanted
atmospheric eﬀects.48 Figure 4a shows the transfer character-
istics of the same 40 nm diameter nanowire device tested
before and after ALD passivation under dark conditions. A
number of dramatic changes are observed. The on-state current
at VDS = 10 mV increases from 450 nA before passivation to 1.7
μA afterward. The ﬁeld-eﬀect mobility increases by almost an
order of magnitude from 210 to 1840 cm2 V−1 s−1. We see an
almost 10 times drop in dark hysteresis and a 20 times decrease
in hysteresis due to hot electron trapping relative to
unpassivated nanowires (Figure 4b).
The ALD process has two separate eﬀects on the chemistry
of the interface. First, it chemically reduces the native oxide, as
described above. This has a direct eﬀect on the trapping of
photoexcited hot carriers. Second, charge traps within the SiO2
gate dielectric are passivated during ALD. This has little or no
eﬀect on hot carrier trapping or NPC but signiﬁcantly lowers
the total (nonphotoexcited) charge trap density, giving low
hysteresis and enhanced mobility due to a decrease in charge
carrier scattering. Speciﬁcally, during ALD, hydrogen from
SiOH at the surface of SiO2 is transferred to a methyl group
from the TMA and extracted as CH4, thus passivating the
surface.45,49 As the SiOH groups account for the majority of
charge traps in the gate dielectric,28 this is the dominant
reaction responsible for reducing hysteresis. It is important to
make clear that this overall reduction in hysteresis after ALD
passivation is due to chemical reactions occurring at the gate
dielectric and nanowire surfaces during the ALD process. It is
not simply due to the removal of atmospheric adsorbates, the
eﬀects of which have been studied in detail previously.50,51 To
verify the role of atmospheric adsorbates, we studied
unpassivated nanowires in vacuum (10−4 mbar) and N2.
Under vacuum and N2, the majority of the gate hysteresis
remained in unpassivated nanowires, as detailed in Figure S6,
indicating that adsorbed gases are not the primary origin of the
gate hysteresis.
Due to the complexity of the ALD reaction processes,
described above, the exact chemical origin of the ALD
passivation of hot carrier traps is less clear. Nevertheless, an
empirical model has arisen from previous experimental studies.
It consists of a trap state which lies between approximately
0.517 and 0.8 eV20 above the bottom of conduction band. One
plausible origin of the hot electron traps is the As−As dimer
which is predicted to generate states ∼0.7 eV above the bottom
of the conduction band in InAs.46 During ALD, the TMA
reaction at the nanowire surface would passivate As−As
dimers,47 reducing the density of above gap states. Because
the traps lie signiﬁcantly above the conduction band minimum
for both zinc-blende and wurtzite InAs, we expect NPC and
hysteresis to aﬀect both zinc-blende and wurtzite nanowires,
and that these eﬀects can be mitigated by ALD passivation in
both cases.
By measuring the output characteristics as a function of gate
voltage, we can see that, under photoexcitation, a positive
photoconductivity can be observed throughout the gate voltage
range (Figure 4c,d). The transient response time for PPC is
comparable to previous reports of PPC in etched InAs
nanowires,20 where τph,PPC ∼ 10 s, as shown in Figure S7.
■ CONCLUSIONS
We have demonstrated photodetectors based on negative
photoconductivity in individual MOCVD grown, wurtzite InAs
nanowires. At room temperature under ambient conditions, hot
electron trapping can cause a substantial depletion of mobile
carriers, eﬀectively switching oﬀ the devices. Such devices show
a pronounced and long-lived “optical-memory” eﬀect. For
larger diameter nanowires, the magnitude of NPC diminishes
because of reduced surface area to volume ratio. Hence, the
contribution of surface states to the photoresponse is less
important while bulklike conduction through the core of the
nanowire becomes more signiﬁcant. At high gate voltages, we
observe a saturation of NPC attributed to a complete ﬁlling of
available hot electron traps, which is conﬁrmed through
hysteresis characterization. By passivating the devices with
atomic layer deposited Al2O3, we achieve an order of magnitude
reduction in charge trap density, accompanied by almost an
order of magnitude increase in ﬁeld-eﬀect mobility. Without
additional surface etching steps, we ﬁnd that ALD is suﬃcient
to achieve a positive photoconductivity in InAs nanowires.
Thus, our approach, based on ﬁne control over nanowire
diameter, and subsequent surface-state engineering treatments
oﬀer scalable techniques to develop a broad range of nanowire
devices with an application speciﬁc tailored photoresponse.
■ MATERIALS AND METHODS
InAs nanowires were grown by metal−organic chemical vapor
deposition (MOCVD). The growth conditions were chosen to grow
wurtzite crystal structures with minimal stacking faults, minimal
tapering, and hexagonal cross sections with {11 ̅00} side facets,52 as
conﬁrmed by transmission electron microscopy (TEM) shown in
Figure S8. The nanowire diameter was tightly controlled by selecting
the diameter of the Au catalyst. Nanowire diameters, inclusive of
surface oxide, of 30 ± 5 nm, 40 ± 5 nm, 65 ± 5 nm, and 110 ± 5 nm,
respectively, were obtained, as conﬁrmed by SEM (Figure S3). For
TEM measurements, nanowires were mechanically transferred to a
holey carbon grid. TEM was performed using a JEOL 2100F
instrument operated at 200 keV. The nanowires were transferred to
a doped Si wafer with 300 nm of thermally grown SiO2 which served
as a global back gate. Contacts with a separation of 1 μm (Figure 1a)
were patterned using e-beam lithography and sputter deposition of 70
nm Ni, followed by lift-oﬀ. To obtain low contact resistivity, prior to
Ni deposition, the contact region of the nanowire was etched in 2%
aqueous (NH4)2S solution at 40 °C for 10 min. Electrical
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measurements were carried out using a probe station connected to a
Keithley 4200-SCS semiconductor characterization system. Illumina-
tion of the samples to measure the photoresponse was applied using a
3200 K halogen lamp with a power density of 30 mW cm−2. All
measurements were carried out at room temperature under ambient
conditions unless otherwise speciﬁed. For ALD passivation, after
device fabrication, a 90 nm capping layer of Al2O3 was deposited using
a Cambridge NanoTech ALD system at 120 °C using trimethylalu-
minum and H2O precursors. The probe pads were then exposed by
etching through the Al2O3 with phosphoric acid.
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